

## **DESIGN OF REDUCED POWER CONSUMPTION IN LOW VOLTAGE DROPOUT REGULATOR**

**Miss. Shivani .S. Tantarpale<sup>1</sup>, Prof. Ms. Archana O. Vyas<sup>2</sup>**

*(Electronics & Telecommunication Dept. G. H. Raisoni college of engineering & Management. Amravati, India)*

### **ABSTRACT**

*A low-dropout or LDO regulator is a linear DC voltage regulator which can govern the output voltage even when the stock voltage is very adjacent to the output voltage. The recompenses of a low dropout voltage regulator include the nonexistence of switching noise ( as no switching takes place), minor device size ( as neither large inductors nor transformers are needed), and larger design easiness (usually comprises of a reference, an amplifier and a pass element). A noteworthy adiabatic logic with 90 nm CMOS technology is proposed to reduce influence of power supply reductions well as a simple symmetric operational transconductance amplifier is used as the error amplifier (EA), with a current division method used to enhance the gain and also mend the bandwidth of the LDO regulator.*

**KEYWORDS:** *LDO, Error Amplifier, gain, regulator.*

### **INTRODUCTION**

A Power administration system obliges low drop-out in circuit. Therefore a battery activated device needs low dropout voltage regulators to surge the power proficiency. They are akin to linear voltage regulators but with persistent voltage at the output and improved power efficiency. A power management scheme founds of control logic, linear regulators and switching regulators. Linear regulators be contingent upon the type of coordination of pass device diverse types of LDO can be made. Different types of regulators are there : conventional by using BJT or PMOS type, linear regulator with source follower for improve kind of source follower or Duplication, with common source driver.

One of the most inspiring problems in designing LDO is the power consumption complications due to the closed loop and the parasitic components associated with the pass transistor and the error amplifier. In fact to reward the reduction in power consumption a large external capacitor is often associated at the output. Here for compact power consumption the adiabatic logic is used.

The term “adiabatic” define the thermodynamic processes inwhich no energy alteration with the environment, and therefore no dissipated energy loss. But in VLSI, the electric charge transfer between nodes of a circuit is assumed as the procedure and various techniques can be smeared to reduce the energy damage during charge exchange event. Fully adiabatic operation of a circuit is an epitome condition. It may be solitary accomplished with precise sluggish switching speed. In practical cases, energy dissipation with a charge exchange event consist of an adiabatic module and a non-adiabatic element.

In conventional CMOS logic circuits, from 0 to VDD changeover of the output node, the total output energy taken from power supply and stored in capacitive network. Adiabatic logic circuits lessens the energy dissipation during switching process, and uses this energy by reconditioning from the load capacitance. For recycling, the adiabatic circuits practice the constant current supply power supply and for decreased dissipation it utilizes the trapezoidal or sinusoidal power supply voltage. The corresponding circuit cast-off to model the conventional CMOS circuits during charging process of the output load capacitance. But here constant voltage source is replaced with the constant current source to charge and discharge the output load capacitance. Hence adiabatic switching technique compromises the least energy dissipation in PMOS network and reclaims the stored energy in the output load capacitance by withdrawing the current source. Adiabatic Logic does not tersely switch from 0 to VDD (and vice versa), but a voltage ramp is used to charge and mend the energy from the output.

Adiabatic circuits are reduced power circuits which use “reversible logic” to preserve energy. The LDO Voltage regulator with a 200mV dropout in 90 nm CMOS technology with a load current of 1.5mA is proposed to be simulated in the attendance of 1pF load on chip.

Hence, for getting the desired grades we have to grind on the following modules.

**DESIGN OF ERROR AMPLIFIER**

An **error amplifier** is most usually stumble upon in feedback unidirectional voltage switch circuits where the sampled output voltage of the circuit under control is fed back and compared to a stable reference voltage. Any difference between the two generates a compensating error voltage which have a tendency to move the output voltage near the design specification.




Fig.1 Error Amplifier

The gain of the EA (AEAO) is as follows:

$$\begin{aligned}
 AEAO &= g_{m2} \times A \times (r_{O7} || r_{O9}) \\
 &\approx g_{m2} \times A \times r_{O9} \\
 &= (2I_{d2} / V_{ov2}) \times A \times (1/\lambda_9 \times A \times I_{d2}) \\
 &= 2 / (V_{ov2} \times \lambda_9)
 \end{aligned}$$

The gain of the modified EA (AEAM) is boosted by a factor of 1/B as follows:

$$\begin{aligned}
 AEAM &\approx g_{m2} \times A \times r_{O9} \\
 &= 2I_{d2} / V_{ov2} \times A \times (1/\lambda_9 \times A \times B \times I_{d2}) \\
 &= AEAO / B.
 \end{aligned}$$

**TRANSCONDUCTANCE AMPLIFIER**

The transconductance amplifier or functioning transconductance amplifier (OTA) is an amplifier whose distinction input voltage yields an output current. Thus, it is a voltage controlled current source (VCCS). There is mostly an added input for a current to switch the amplifier's transconductance. The OTA is analogous to a standard operational amplifier in that it has a improved impedancedifferential input stage and that it may be used with negative feedback.




Fig.2 Schematic symbol for the OTA

Like the standard operational amplifier, it has both inverting (-) and non-inverting (+) inputs; power supply lines (V+ and V-); and a single output. Unlike the traditional op-amp, it has both additional biasing inputs, I<sub>abc</sub> and I<sub>bias</sub>.

### LOW VOLTAGE DROPOUT REGULATOR

A **low-dropout** or **LDO** regulator is a DC linear voltage regulator which can legalize the output voltage even when the supply voltage is very near to the output voltage [1]. The benefits of a low dropout voltage regulator over other DC to DC regulators include the nonappearance of switching noise (as no switching takes place), smaller device dimensions (as neither bulky inductors nor transformers are needed), and better design simplicity (usually contains of a reference, an amplifier, and a pass element). A important disadvantage is that, unlike switching regulators, linear DC regulators must dissipate power across the regulation device in order to regulate the output voltage.

And this disadvantage we are going toastounded by using the adiabatic logic.




Fig.3 Block Diagram of conventional LDO regulator

### THE PROPOSED WORK

In the current strategy the researchers has focused mainly on realizing greater current efficiency, but did not emphasis on the power efficiency factor of the circuit. This will lessen the efficiency of the system by overshadowing greater power. More power consumption will prime to less performance of the system which will reduce the current competence due to damages in the system below extensive running situations.




Fig.4 Schematic of proposed LDO regulator with adiabatic logic

To reduce the impact of power depletion on the system we acquaint with an adiabatic logic design for the system which will lessen the power consumption by half and thereby permitting the circuit to run for an advanced duration and increased the overall efficiency of the system. The adiabatic circuit is built on a very specific power supply connected hardware which runs during the positive clock cycle and charges the circuit, while during negative clock cycle the power supply is cut-off and the stored charge is used for running or performing operation of the circuit thereby, tumbling the power consumption.

**EXPERIMENTAL RESULTS AND THE PERFORMANCE EVALUATIONS**

The proposed LDO regulator is fabricated using a 90-nm CMOS process. The core area is near about 0.001296 nm<sup>2</sup> and the maximum load current is approximately 1.5mA.

Sr. no	Design		2008	2009	2010	2012	2013	2014		Proposed work
1	Parameters	Technology(CMOS)	SMIC 0.18- $\mu$ m	TSMC 0.35 $\mu$ m	-	90nm	TSMC 0.35 $\mu$ m	90nm		90nm
2		Vdd/Vout (V)	1.2	1.5	2.7	-	1.2	1/0.85	1/0.5	1.8/1.2
3		Load cap.C <sub>L</sub> ( $\mu$ f)	1		-	-	100nF	1		1nf
4		Resistor ( $\Omega$ )	No	No	-	-	-	1		No
5		Max I <sub>out</sub> (mA)	200	100	2.5	-	50	100		1.5
6		Area( mm <sup>2</sup> )	-	0.14	0.038	-		0.0041		0.001296 $\mu$ m <sup>2</sup>
7		Power Dissipation(mw)	-	-	0.154	-				1.8

**CONCLUSION**

This paper undertaken a 90nm CMOS technology LDO regulator by using a modest logic of the gate which can operate energetically reversible without the necessity to be logically reversible i.e. the Adiabatic logic with load capacitance of 1pF ,VDD of 1.8V and power dissipation near about of 1.8mW which may accomplish an efficient operation with very fewer average power approximately around 0.09mW,and the space also reduces accordingly upto 0.001296nm<sup>2</sup> under a great range of operating conditions.The experimental results verified the achievability of the anticipated LDO regulator.




Fig.5 Simulation result of LDO regulator with adiabatic logic

## REFERENCES

- [1] Chung-Hsun Huang, Member IEEE, Ying-Ting Ma, and Wei-Chen Liao, "Design of a Low-Voltage Low-Dropout Regulator", *IEEE J. (VLSI) systems*, Vol.22, No.6, June 2014.
- [2] Zushu Yan, Liangguo Shen, Yuanfu Zhao, Suge Yue, "A Low-Voltage CMOS Low-Dropout Regulator With Novel Capacitor-Multiplier Frequency Compensation", 978-1-4244-1684-4/08/\$25.00 ©2008 IEEE.
- [3] Chia-Min Chen, Chung-Chih Hung, "A Capacitor-Free CMOS Low-Dropout Voltage Regulator", 978-1-4244-3828-0/09/\$25.00 ©2009 IEEE.
- [4] Ralph Oberhuber, Rahul Prakash, "Low Overshoot, Low Dropout Voltage Regulator with Level Detector", 978-1-4244-9534-4/10/\$26.00 ©2010 IEEE.
- [5] Yongtae Kim, Peng Li, "An Ultra-Low Voltage Digitally Controlled Low-Dropout Regulator with Digital Background Calibration", *13th Int'l Symposium on Quality Electronic Design*, 978-1-4673-1036-9/12/\$31.00 ©2012 IEEE.
- [6] Daniel Gitzel, Rafael Rivera, Jos'e Silva-Mart'inez, "Robust Compensation Scheme for Low Power Capacitor-less Low Dropout Voltage Regulator", 978-1-4799-0066-4/13/\$31.00 ©2013 IEEE.